<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>aiengine: XAieDma_TileBd Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">aiengine
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_aie_dma___tile_bd.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAieDma_TileBd Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains all the attributes for the BD configuration.  
 <a href="struct_x_aie_dma___tile_bd.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8bda9aca7ce59c0209c54907998933c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_dma___tile_bd_lock.html">XAieDma_TileBdLock</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a8bda9aca7ce59c0209c54907998933c3">AddrA</a></td></tr>
<tr class="memdesc:a8bda9aca7ce59c0209c54907998933c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AddressA lock and address attributes for double buffering.  <a href="#a8bda9aca7ce59c0209c54907998933c3">More...</a><br/></td></tr>
<tr class="separator:a8bda9aca7ce59c0209c54907998933c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9206d1546f5fd2da2e4a4834bafe9418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_dma___tile_bd_lock.html">XAieDma_TileBdLock</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a9206d1546f5fd2da2e4a4834bafe9418">AddrB</a></td></tr>
<tr class="memdesc:a9206d1546f5fd2da2e4a4834bafe9418"><td class="mdescLeft">&#160;</td><td class="mdescRight">AddressB lock and address attributes for double buffering.  <a href="#a9206d1546f5fd2da2e4a4834bafe9418">More...</a><br/></td></tr>
<tr class="separator:a9206d1546f5fd2da2e4a4834bafe9418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5b9e217c5ca1cb30d59231a1ea429d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_dma___tile_bd_xy.html">XAieDma_TileBdXy</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a2b5b9e217c5ca1cb30d59231a1ea429d">X2dCfg</a></td></tr>
<tr class="memdesc:a2b5b9e217c5ca1cb30d59231a1ea429d"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D addressing attributes for X  <a href="#a2b5b9e217c5ca1cb30d59231a1ea429d">More...</a><br/></td></tr>
<tr class="separator:a2b5b9e217c5ca1cb30d59231a1ea429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525529d0afec5960bc142a2613de1204"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_dma___tile_bd_xy.html">XAieDma_TileBdXy</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a525529d0afec5960bc142a2613de1204">Y2dCfg</a></td></tr>
<tr class="memdesc:a525529d0afec5960bc142a2613de1204"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D addressing attributes for Y  <a href="#a525529d0afec5960bc142a2613de1204">More...</a><br/></td></tr>
<tr class="separator:a525529d0afec5960bc142a2613de1204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ade9784c9bbed8812269f0ca4ace20"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a68ade9784c9bbed8812269f0ca4ace20">PktEn</a></td></tr>
<tr class="memdesc:a68ade9784c9bbed8812269f0ca4ace20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet enable.  <a href="#a68ade9784c9bbed8812269f0ca4ace20">More...</a><br/></td></tr>
<tr class="separator:a68ade9784c9bbed8812269f0ca4ace20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7462e5be4464d8c50f97a2f1f8f30f1"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#af7462e5be4464d8c50f97a2f1f8f30f1">PktType</a></td></tr>
<tr class="memdesc:af7462e5be4464d8c50f97a2f1f8f30f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet type.  <a href="#af7462e5be4464d8c50f97a2f1f8f30f1">More...</a><br/></td></tr>
<tr class="separator:af7462e5be4464d8c50f97a2f1f8f30f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a7e3b798b04162163c2730f7bb1d51"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a13a7e3b798b04162163c2730f7bb1d51">PktId</a></td></tr>
<tr class="memdesc:a13a7e3b798b04162163c2730f7bb1d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID value used in the packet.  <a href="#a13a7e3b798b04162163c2730f7bb1d51">More...</a><br/></td></tr>
<tr class="separator:a13a7e3b798b04162163c2730f7bb1d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad953622f0d903614b12f9f3de252b21c"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#ad953622f0d903614b12f9f3de252b21c">IntlvMode</a></td></tr>
<tr class="memdesc:ad953622f0d903614b12f9f3de252b21c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interleave mode enable.  <a href="#ad953622f0d903614b12f9f3de252b21c">More...</a><br/></td></tr>
<tr class="separator:ad953622f0d903614b12f9f3de252b21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974009cc156c60f894d7503d00e86996"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a974009cc156c60f894d7503d00e86996">IntlvDb</a></td></tr>
<tr class="memdesc:a974009cc156c60f894d7503d00e86996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Double buffer type (A or B) for interleaving.  <a href="#a974009cc156c60f894d7503d00e86996">More...</a><br/></td></tr>
<tr class="separator:a974009cc156c60f894d7503d00e86996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185b390ecb43d756abb45130547b325a"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a185b390ecb43d756abb45130547b325a">IntlvCnt</a></td></tr>
<tr class="memdesc:a185b390ecb43d756abb45130547b325a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interleave count.  <a href="#a185b390ecb43d756abb45130547b325a">More...</a><br/></td></tr>
<tr class="separator:a185b390ecb43d756abb45130547b325a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf40002317c3b5c04fe5b6ef0ecfaba"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#abdf40002317c3b5c04fe5b6ef0ecfaba">IntlvCur</a></td></tr>
<tr class="memdesc:abdf40002317c3b5c04fe5b6ef0ecfaba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interleave current pointer.  <a href="#abdf40002317c3b5c04fe5b6ef0ecfaba">More...</a><br/></td></tr>
<tr class="separator:abdf40002317c3b5c04fe5b6ef0ecfaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac816be44961fd22f96284a722e418e30"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#ac816be44961fd22f96284a722e418e30">AbMode</a></td></tr>
<tr class="memdesc:ac816be44961fd22f96284a722e418e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AB Double buffer mode enable.  <a href="#ac816be44961fd22f96284a722e418e30">More...</a><br/></td></tr>
<tr class="separator:ac816be44961fd22f96284a722e418e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835ec6d74f8c3047ec2e2985ccd87902"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a835ec6d74f8c3047ec2e2985ccd87902">FifoMode</a></td></tr>
<tr class="memdesc:a835ec6d74f8c3047ec2e2985ccd87902"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode enable.  <a href="#a835ec6d74f8c3047ec2e2985ccd87902">More...</a><br/></td></tr>
<tr class="separator:a835ec6d74f8c3047ec2e2985ccd87902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049075cf5f9642f6d2f0f73b1ef0dcdf"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a049075cf5f9642f6d2f0f73b1ef0dcdf">NextBdEn</a></td></tr>
<tr class="memdesc:a049075cf5f9642f6d2f0f73b1ef0dcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use next BD.  <a href="#a049075cf5f9642f6d2f0f73b1ef0dcdf">More...</a><br/></td></tr>
<tr class="separator:a049075cf5f9642f6d2f0f73b1ef0dcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347866db3f914965b5c4e49daf3d7c3f"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#a347866db3f914965b5c4e49daf3d7c3f">NextBd</a></td></tr>
<tr class="memdesc:a347866db3f914965b5c4e49daf3d7c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next BD to be used.  <a href="#a347866db3f914965b5c4e49daf3d7c3f">More...</a><br/></td></tr>
<tr class="separator:a347866db3f914965b5c4e49daf3d7c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5ff926770d7dded7856a58c02cb798"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#abc5ff926770d7dded7856a58c02cb798">Length</a></td></tr>
<tr class="memdesc:abc5ff926770d7dded7856a58c02cb798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the transfer in bytes.  <a href="#abc5ff926770d7dded7856a58c02cb798">More...</a><br/></td></tr>
<tr class="separator:abc5ff926770d7dded7856a58c02cb798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca4943374fd5a00799bb9dc935615f4"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_dma___tile_bd.html#acca4943374fd5a00799bb9dc935615f4">ChNum</a></td></tr>
<tr class="memdesc:acca4943374fd5a00799bb9dc935615f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel number, ranging from 0-3.  <a href="#acca4943374fd5a00799bb9dc935615f4">More...</a><br/></td></tr>
<tr class="separator:acca4943374fd5a00799bb9dc935615f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains all the attributes for the BD configuration. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac816be44961fd22f96284a722e418e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::AbMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AB Double buffer mode enable. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a9ef29a10727307a09bfa1c83ef55c409">XAieDma_TileBdSetAdrLenMod()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bda9aca7ce59c0209c54907998933c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_dma___tile_bd_lock.html">XAieDma_TileBdLock</a> XAieDma_TileBd::AddrA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AddressA lock and address attributes for double buffering. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a9ef29a10727307a09bfa1c83ef55c409">XAieDma_TileBdSetAdrLenMod()</a>, <a class="el" href="xaiedma__tile_8h.html#af40dbcb08f26c276706734917d8a93aa">XAieDma_TileBdSetLock()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a9206d1546f5fd2da2e4a4834bafe9418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_dma___tile_bd_lock.html">XAieDma_TileBdLock</a> XAieDma_TileBd::AddrB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AddressB lock and address attributes for double buffering. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a9ef29a10727307a09bfa1c83ef55c409">XAieDma_TileBdSetAdrLenMod()</a>, <a class="el" href="xaiedma__tile_8h.html#af40dbcb08f26c276706734917d8a93aa">XAieDma_TileBdSetLock()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="acca4943374fd5a00799bb9dc935615f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::ChNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel number, ranging from 0-3. </p>

</div>
</div>
<a class="anchor" id="a835ec6d74f8c3047ec2e2985ccd87902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::FifoMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO mode enable. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a9ef29a10727307a09bfa1c83ef55c409">XAieDma_TileBdSetAdrLenMod()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a185b390ecb43d756abb45130547b325a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::IntlvCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interleave count. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a680499e087329a0677431c55849b3e14">XAieDma_TileBdSetIntlv()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="abdf40002317c3b5c04fe5b6ef0ecfaba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAieDma_TileBd::IntlvCur</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interleave current pointer. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a680499e087329a0677431c55849b3e14">XAieDma_TileBdSetIntlv()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a974009cc156c60f894d7503d00e86996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::IntlvDb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Double buffer type (A or B) for interleaving. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a680499e087329a0677431c55849b3e14">XAieDma_TileBdSetIntlv()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="ad953622f0d903614b12f9f3de252b21c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::IntlvMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interleave mode enable. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a680499e087329a0677431c55849b3e14">XAieDma_TileBdSetIntlv()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="abc5ff926770d7dded7856a58c02cb798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAieDma_TileBd::Length</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of the transfer in bytes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a9ef29a10727307a09bfa1c83ef55c409">XAieDma_TileBdSetAdrLenMod()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a347866db3f914965b5c4e49daf3d7c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::NextBd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Next BD to be used. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a0914c41fc28a0532f7e04d94ae5be923">XAieDma_TileBdSetNext()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a049075cf5f9642f6d2f0f73b1ef0dcdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::NextBdEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use next BD. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a0914c41fc28a0532f7e04d94ae5be923">XAieDma_TileBdSetNext()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a68ade9784c9bbed8812269f0ca4ace20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::PktEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packet enable. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#ac2717c16cf0fed2c5e29361bba3a743d">XAieDma_TileBdSetPkt()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a13a7e3b798b04162163c2730f7bb1d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::PktId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID value used in the packet. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#ac2717c16cf0fed2c5e29361bba3a743d">XAieDma_TileBdSetPkt()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="af7462e5be4464d8c50f97a2f1f8f30f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAieDma_TileBd::PktType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packet type. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#ac2717c16cf0fed2c5e29361bba3a743d">XAieDma_TileBdSetPkt()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b5b9e217c5ca1cb30d59231a1ea429d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_dma___tile_bd_xy.html">XAieDma_TileBdXy</a> XAieDma_TileBd::X2dCfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2D addressing attributes for X </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a110139822a5af0e54d4f6a1dc4d84151">XAieDma_TileBdSetXy2d()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a525529d0afec5960bc142a2613de1204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_dma___tile_bd_xy.html">XAieDma_TileBdXy</a> XAieDma_TileBd::Y2dCfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2D addressing attributes for Y </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#a671bab13e07bdd2b703cd1357482841e">XAieDma_TileBdClear()</a>, <a class="el" href="xaiedma__tile_8h.html#a110139822a5af0e54d4f6a1dc4d84151">XAieDma_TileBdSetXy2d()</a>, and <a class="el" href="xaiedma__tile_8h.html#aaac4ad092c1b0e6472c84a11c9a8b423">XAieDma_TileBdWrite()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
